Abstract-This letter presents an amplifier-frequency doubler chain in thin digital 65-nm bulk CMOS process. Injection locking is applied to the amplifier to increase the power gain and compensate for the conversion loss in the frequency doubler. The doubler uses a compact low-impedance transmission line (LZ TLine) for effective dc decoupling in the output matching network. Measurement results show a peak output power of 1.5 mW at 194 GHz, and a peak PAE of 0.4% at 196 GHz. The locking range is measured as 8.5 GHz (92.5∼101 GHz) with 2-dBm input fundamental power, and can be extended to 15 GHz with 4-dBm input power.
oscillators have been developed for 60 GHz and W -band applications [7] - [10] , where the gain provided by the injection locking mechanism is used to either increase the output power level or improve the power added efficiency.
This letter presents an ILPA, frequency doubler chain in standard 65-nm CMOS process with a measured peak output power of 1.5 mW at 194 GHz and a peak power added efficiency of 0.4%. The AMC consumes 96-mW dc power from 1.2-V power supply. Such low dc power consumption would enable future use of injection locking AMCs in mmWave and terahertz large antenna arrays. The proposed ILPA-doubler can also be used as a local oscillator feeding a mixer, or a signal source in imaging applications.
II. DESIGN METHODOLOGY
The proposed AMC in this letter consists of an ILPA followed by a frequency doubler as shown in Fig. 1 . The circuit is fabricated in a thin digital 65-nm CMOS process with one poly, seven copper (M1∼M7), and one aluminum (AP) metal layers. There are no thick Cu metal layers or metal-insulatormetal capacitors (MIM caps) available in the process.
The first and second stages of the ILPA, shown in Fig. 1(a) , are designed as a power oscillator or an injection locking PA. Two metal-oxide-metal (MOM) capacitors of 30 fF each, are used to provide positive feedback from the drain to the gate and to separate the gate and drain bias. This topology is preferred over cross-coupling the transistors to increase the efficiency of the PA. For cross-coupled stages, the transistors are biased in class A mode of operation (due to the shorting of drain and gate), which reduces the efficiency. By using capacitors for cross-coupling, it is possible to bias the transistors in class AB mode and thus increase the amplifier's efficiency.
The third stage of the ILPA, with 20-fF MOM neutralization capacitance, is used to amplify the output signal from the previous two stages, with a simulated power gain of approximately 7 dB for a 4-dBm differential input power at 96 GHz. The ILPA stages are formed of three transformer coupled stages that act as efficient resonant structures and coupling networks. The use of transformer coupling between stages results in a compact layout and provides the convenience of dc biasing the individual stages. The first transformer acts as a balun, to convert the single-ended input signal into a differential signal, and matches the input impedance of the first stage to the 50-source impedance.
The frequency doubler shown in Fig. 1 (b) has a balanced structure to suppress odd harmonics without using lossy filters. The impedance matching between the doubler and the PA is realized using the transformer shown in Fig. 1(c) . Since the optimum load impedance of the third ILPA stage is 1531-1309 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. larger than the source impedance required by the doubler, the transformer is designed to have a turns ratio of 1.
To realize the required coupling factor k and inductance L 2 , the secondary coil uses the stacking of M7 and AP. A multiturn primary coil is not used here because of the low self-resonant frequency. The gate of the doubler is connected to a 50-open TLine, which is used to reflect the second harmonic and increase the conversion gain [2] . The size of the nMOS FETs in the doubler is chosen such that the minimum conversion loss occurs at the peak power from the PA. The output of the doubler is matched to 50-load using shielded TLines (S-TLine). EM simulations show that the loss of S-TLine is 1.8 dB/mm at 200 GHz with a width/gap = 7 μm/9.5 μm. Two short stubs in parallel are used to resonate with the capacitive part of the FETs. Two parallel short stubs provide more symmetry compared with a single short stub, with a longer length for each, which tends to lower the effect of process variation on the whole structure. Due to the lack of MIM caps, an LZ TLine based on MOM capacitors is used as a bypass structure [11] . Harmonic load pull simulations are used to determine the optimum load impedance of the doubler (2.3 + 12 j ). Two customized MOM capacitors C3 and C4 are part of the matching network, with their top and side views shown in Fig. 1(d) and (e). The capacitance and Q factor of C3 are simulated as 36 fF and 36, while C4 has a simulated capacitance of 14 fF and a Q of 123 at 200 GHz, respectively. Compared with the MOM cap available in the used library, the customized capacitances have a simpler layout, a lower loss, and consume less time during EM simulations. Fig. 1(f) shows the impedance matching from 50 to the optimum load impedance. The EM simulations show that the output impedance matching network has an efficiency of 80% (1-dB insertion loss) at 200 GHz.
III. MEASUREMENT RESULTS
The chip micrograph of the IL-AMC is shown in Fig. 2 . The chip core area is 0.63 × 0.28 mm 2 , including input and output probing pads. The input is probed with a Cascade infinity WR-8 probe. Keysight E8257D signal generator is used to drive a VDI WR-10AMC AMC, and then a WR-10 to 1-mm coaxial cable adaptor is used to convert the waveguide to a coaxial cable. At the waveguide side of the probe, WR-10 waveguide is connected with WR-08 directly. The discontinuity is deembedded. The output of the PA doubler chain is probed with a Cascade WR-5 probe, while the output power and spectrum are measured using an OML WR-5 harmonic mixer. A Keysight N9030A spectrum analyzer is used to measure the spectrum at the output of the harmonic mixer. Fig. 3 shows the measured spectrum with 96-GHz input. Fig. 3(a) shows that the output spectrum has harmonics other than 192 GHz when no input signal is applied. Fig. 3(b) shows that when a −1-dBm input signal is applied, the spectrum has only 192-GHz signal. Fig. 4(a) shows the measured conversion gain and minimum injection power for the PA stage to be locked. As can be seen, for a 2-dBm input power, the locking range is from 93 to 101 GHz. With a 4-dBm input power, the locking range extends to 15 GHz. Fig. 4(b) shows the measured output power and PAE of the circuit at the minimum injection input power. With 1-dBm input power, the peak output power is 1.92 dBm at 194-GHz output. The peak PAE is 0.4% at 196-GHz output with −1-dBm input power. The output power of the fundamental signal is simulated to be less than −50 dBm from 90 to 100 GHz. The complete circuit consumes 96 mW from a 1.2-V power supply. It is worth noting that while the proposed ILPA-doubler chain can be used as an LO source feeding a mixer, or a signal source in imaging applications, it can also be used as a transmitter if a modulator is added between the ILPA and the doubler or before the third stage of the ILPA. Table I summarizes the performance of this letter and previously reported PA-doubler chains. Among the listed designs in 65-nm CMOS process, this letter has the lowest power consumption with comparable output power.
IV. CONCLUSION
This letter presents the design of an AMC based on injection locked amplifier in WR5. By separating the bias voltage of the gate and drain bias voltage, the amplifier is optimized for high gain. The balanced frequency doubler is optimized for high-power generation at a given input power level. Open stub reflectors at the second harmonic are used at the input of the frequency doubler to improve the conversion loss. The IL-AMC is locked from 93 to 100 GHz with 2-dBm input power. The peak output power is measured as 1.92 dBm at 194 GHz, and the peak PAE is 0.4% at 196-GHz output.
